

HCAL Front End Electronics

Theresa Shaw

CMS HCAL Electronics Project Engineer

DOE/NSF Review

May 9, 2001



Front End Electronics

Η Α

Electronics

- Scope
- System Overview
- Power/Packaging
- Backplanes
- Readout Cards
- ASICs
- Production Schedule



Front End System

Н Α

| System | Channel Count | Base Cost |
|----------|---------------|-----------|
| 2.1.5 HB | 5040 | 442K |
| 2.2.5 но | 2556 | 297K |
| 2.3.5 HE | 3744 | 409K |
| 2.5.5 HF | 2412 | 424K |
| Develop | | 2446K |
| Spares | | 392K |
| 2.x.5 | 13752 | 4410K |




FE/DAQ Readout

Η

 \mathbf{C}

Α





FE crates

Η \mathbf{C} Α

HB, HE and HO make use of a custom Readout BoX (RBX)

HF will use standard Eurocard Packaging

Crates Provide

- Power,
- Cooling,
- Backplanes




HB RBX



36 HB RBXs

4968 Channels



FRONT VIEW

HB RBX COMPOSITE ASSEMBLY DRAWING

R. FOLTZ, FERMI LAB J. MARCHANT, UNIV. OF NOTRE DAME AS OF 23 FEBRUARY 2001




HE Box

Н \mathbf{C} \mathbf{A}

36 HE RBXs

3672 Channels





Power Consumption

Η \mathbf{C} \mathbf{A}

Power Consumption

HO+/- - 135 W HB - 298 W HE - 205 W HO-0 - 189 W 23A@6.5V 17A@6.5V 10A@6.5V 16A@6.5V 33A@4.5V 21A@4.5V 21A@4.5V 15A@4.5V

| | | | CURRENT | and POWE | ER at BOA | RD LEVEL | | | | | |
|-------------|-------------|------------|------------|------------|------------|----------|-------|-------------|------|-------|----------|
| EE Boord | QTY/BRD | | | POWER C | ONGLIDITIC | NNI . | | IDLING CURI | DENT | | TOTAL |
| FE BUAIUS | QTT/BKD | VOLTAGE | 5 | | | | 5 | | 2.5 | 3.3 | IOIAL |
| Chips | | VOLTAGE | 5 | 5 | 2.5 | 3.3 | 5 | 5 | 2.5 | 3.3 | |
| | | | 0.0 | 0.4 | | | | | | | |
| QIE | 6 | | 0.2 | 0.4 | | 0.0 | | | | | |
| CCA | 3 | | | | | 0.3 | | | | | |
| Serializer | 3 | | | | 0.5 | | | | | | |
| LV regulate | 3 | | | | | | 0.025 | 0.025 | | 0.025 | |
| Current / B | Board | | 0.265 | 0.505 | | 0.897727 | | | | | |
| Total Powe | | | | | | | | | | | 9.044773 |
| Calibratio | n Module | (There are | two boards | per module | e) | | | | | | |
| | | VOLTAGE | 5 | 5 | 2.5 | 3.3 | 5 | 5 | 2.5 | 3.3 | |
| Chips | | | | | | | | | | | |
| QIÉ | 3 | | 0.2 | 0.4 | | | | | | | |
| CCA | 3 | | | | | 0.3 | | | | | |
| Serializer | 2 | | | | 0.5 | | | | | | |
| 137 17 | | | | | | | 0.005 | 0.005 | | 0.005 | |
| LV regulate | 3 | | | | | | 0.025 | 0.025 | | 0.025 | |
| Current / N | /lodule | | 0.145 | 0.265 | | 0.697727 | | | | | |
| Total Powe | er / Module | | | | | | | | | | 5.804773 |
| ССМ | | | | | | | | | | | |
| | | VOLTAGE | | | | 3.3 | | | | | |
| Chips | | | | | | 5 | | | | | |
| LV regulate | ors | | | | | | | | | | |
| Current / B | la and | | | | | 4.545450 | | | | | |
| | | | | | | 1.515152 | | | | | 0.040404 |
| Total Powe | er / Board | | | | | | | | | | 6.818182 |




HB Backplane Function

Η Α

Backplanes


- ~87 CM LONG
- Provides Power
- Distributes 40 MHz Clock (3 load max)
- Provides path for RBXbus (serial communication bus)
- Temperature feedback





Readout Module **Overview**


Η \mathbf{A}





FE Channels

Η \mathbf{C} Α





QIE Description

Η C A

QIE

Charge Integrator Encoder

4 stage pipelined device (25ns per stage)

charge collection

settling

readout

reset

Inverting (HPDs) and Non-inverting (PMTs) Inputs

Internal non-linear Flash ADC

Outputs

5 bit mantissa

2 bit range exponent

2 bit Cap ID



QIE Specification


Η Α

QIE Design Specifications

- Clock > 40 MHz
- Must accept both polarities of charge
- Charge sensitivity of lowest range 1fC/LSB
 - In Calibration Mode 1/3 fC/LSB
- Maximum Charge 9670 fC/25ns
- 4500 electrons rms noise
- FADC Differential Non-Linearity < .05 LSBs



FLASH ADC Quantization







QIE Status

Η \mathbf{C} Α

QIE ASIC

- Current splitter design submitted and tested
- Input amplifier with polarity and gain adjust submitted and tested
- Non-linear Flash ADC design submitted and tested
- Full design submitted back mid to late June '01






US CMS DOE/NSF Review: May 8-10, 2001



QIE Schedule

Η \mathbf{C} Α L





Channel Control ASIC

Η \mathbf{C} A

The CCA provides the following functions:

- The processing and synchronization of data from two QIEs,
- The provision of phase-adjusted QIE clocking signals to run the QIE charge integrator and Flash ADC,
- Checking of the accuracy of the Capacitor IDs, the Cap IDs from different QIEs should be in synchronization,
- The ability to force the QIE to use a given range,
- The ability to set Pedestal DAC values,
- The ability to issue a test pulse trigger,
- The provision of event synchronization checks a crossing counter will be implemented and checked for accuracy with every beam turn marker,
- The ability to send a known pattern to the serial optic link,
- The ability to "reset" the QIE at a known and determined time,
- And, the ability to send and report on any detected errors at a known and determined time.

US CMS DOE/NSF Review: May 8-10, 2001




CCA Status

Η Α


Channel Control ASIC

- DLL for timing control submitted and tested
- 1ns multiplexer design submitted and tested
- Serial Interface design submitted and tested



Measured delays vs. tap

STD: 77ps · Average delay: 972p 810p Min delay: Max delay: 1170p





CCA Schedule

Н C A

| ask Name | Stort | Fisiols | Direction | 40 | 1999 | 2000 | | 2001 | | | 2002 | | | 2003 | |
|----------------------------|--------------|--------------|-----------|------|-------------|----------|-------------|--------|--------|---------|---------|-------|-----------|----------|--------|
| ask Name | Start | Finish | Duration | Oct | | t Jan A | | Jan | Apr J | lul Oct | Jan | Apr | Jul Oct | Jan A | pr Ju |
| Fab Phase Locked Loop | Mon 1/4/99 | Fri 4/9/99 | 70 days | | Fab Delay L | ocked L | оор | | | | | | | | |
| Test Phase Lock Loop | Mon 4/26/99 | Fri 7/30/99 | 70 days | | Test | Phase L | ock Loop | | | | | | | | |
| Design 3 Channel PLL and | Mon 8/2/99 | Fri 10/29/99 | 65 days | | | Design 3 | Channel PL | l and | Mux | | | | | | |
| Fab 3 Channel PLL and Mu | Mon 11/1/99 | Fri 2/4/00 | 70 days | II . | | | 3 Channel F | | | | | | | | |
| | | | | ll . | | | | . 19 | 1 | | | | | | |
| Test 3 Channel PLL And M | Mon 2/7/00 | | 40 days | II . | | | est 3 Chan | | | | | | | | |
| Rad Test, SEU Study | Mon 4/3/00 | Fri 8/4/00 | 90 days | | | - | Rad I | est,SE | U Stud | ly | | | | | |
| Design Interface Protocol | Tue 8/31/99 | Mon 7/3/00 | 220 days | | | | Design | Interf | ce Pr | otocol | | | | | |
| Fab Interface Protocol | Mon 9/4/00 | Fri 12/8/00 | 70 days | | | | (F) (F) | Fab Ir | terfac | e Prote | ocol | | | | |
| Test Interface Protocol | Mon 1/1/01 | Fri 2/23/01 | 40 days | | | | | Т | est In | terface | Proto | col | | | |
| Daving Edit COA | M 0/4/00 | E EMEMA | 100 | | | | | | Do | sign Fu | | | | | |
| Design Full CCA | Mon 9/4/00 | | 190 days | ll . | | | | li i | De | - | | | | | |
| Fab Full CCA | Mon 5/28/01 | Fri 8/3/01 | 50 days | ll . | | | | | | Fab Fu | | | | | |
| Test Full CCA | Mon 8/6/01 | Fri 9/28/01 | 40 days | | | | | | | Te | st Full | CCA | | | |
| Design Mods for Engineerii | Mon 9/3/01 | Fri 11/23/01 | 60 days | | | | | | | | Desig | n Mo | ds for Er | ngineeri | ing Ru |
| Fab Engineering Run | Mon 11/26/01 | Fri 2/1/02 | 50 days | | | | | | į. | 100 | Fa | b Eng | jineering | Run | |
| Test Engineering Run | Mon 2/4/02 | Fri 4/26/02 | 60 days | ll . | | | | | | | | Te | st Engin | eering F | tun |
| Test with CMS QIE | Mon 2/18/02 | Fri 5/10/02 | 60 days | | | | | | | | | Te | est with | CMS QII | |
| CCA Production | Mon 5/13/02 | Fri 8/16/02 | 70 days | | | | | | co | CA Proc | luctio | n: | | | |



GOL Design Specifications

Η \mathbf{C} \mathbf{A}

Synchronous (constant latency)

Transmission speed

- fast: 1.6 Gbps , 32 bit data input @ 40 MHz
- slow: 0.8 Gbps , 16 bit data input @ 40 MHz

Two encoding schemes

- G-Link
- Fiber channel (8B/10B)


Interfaces for control and status registers

- 12C
- JTAG



Gigabit link (G-Link, 8B/10B optional)

Η \mathbf{C} \mathbf{A}





GOL Radiation hardness

 \mathbf{C}

Deep submicron (0.25 um) CMOS **Enclosed CMOS transistors**

Triple voting in state machines **Up-sizing of PLL components Auto-error correction in Config. registers**

Single Event Upsets

Can we extrapolate for LHC?

| CMS Environment | Pixel R = 4 – 20cm | Endcap ECAL R = 50 - 130cm | Tracker R = 65-120cm | Cavern R = 700 - 1200cm |
|------------------------------------|-----------------------|-------------------------------|-------------------------|----------------------------|
| Error/(chip hour) | 1.4 10 ⁻² | 1.9 10 ⁻⁴ | 8.4 10 ⁻⁵ | 3.1 10 ⁻⁸ |
| #chips for one error each hour! | 71 | 5.3K | 12K | 32M |



GOL Status

Η Α

- Bit error rate test in the 800Mbit/s G-Link mode: 20 hours error free transmission (external laser driver).
- Bit error rate test in the 1.6Gbit/s 8B/10B mode: 13 hours error free transmission (external laser driver).
- I2C interface successfully tested.
- JTAG interface successfully tested.
- Need to understand and fix jitter problem on internal laser driver. This will be fixed in the next submission (April '01).

US CMS DOE/NSF Review: May 8-10, 2001



VCSEL Selection

Η

 \mathbf{C}

A


HFE4086-001

VCSEL Components, Data Communications, Flat Window Pillpack, Unattenuate optics, no back monitor photodiode

FEATURES

- Designed for drive currents between 5 mA and 15 mA
- Optimized for low dependence of electrical properties over temperature
- High speed > 1 Ghz
- · Miniature flat-window, pill-pack package

MOUNTING DIMENSIONS (for reference only): in./(mm)








Readout Card **Component Height**



Goal is 1.6 cm stack




Geometric Space For Components



VCSEL Mechanics

Η \mathbf{C}

Α





Rad Tolerant Voltage Regulator

Η \mathbf{C} A

Developed by ST Microelectronics Specified by CERN RD49

Shown to be Rad Hard

Presently fixing overvoltage protection

Pre-production parts due June 2001

Production parts late 2001




Fig. 7: Tuning of the maximum output current in a 2nd edition prototype regulator (version 2.5 V).



Production Phase

Н \mathbf{C} \mathbf{A}


What we need to make it all work

- HPDs and Interface Cards
- ODU Assemblies
- RBXs
- Electrical Backplanes
- HV distributors
- Readout Modules
- FE Cards
 - QIEs
 - CCAs
 - GOLs
 - Voltage Regulators
 - VCSELs



HB RBX Assembly

Н Α






RM19 Sidewall removed

Н Α

• The readout module (RM) integrates the HPD, front end electronics, and digital optical drivers.






Electronics Development

| Tool None | Olaut . | Finish | 2000 | 23 | | 2001 | 1 | | 2002 | | 0 | 2003 | | | 2004 | |
|-----------------------------|-------------|--------------|------|-----|-----|------------|-------|----------|---------------|-------|---------|----------|---------|-----------|--------|----------|
| Task Name | Start | Finish | May | Sep | Jan | May | Sep | Jan | May | Se | o Jan | May | Sep | Jan | May | Sep |
| ☐ QIE ASIC | Mon 3/13/00 | Thu 10/31/02 | 6 | | | | | | ************* | _ | | | | | | |
| QIE Prototype | Mon 3/13/00 | Mon 6/4/01 | | | | QIE | Proto | type - | ready i | mid . | June '0 | 1 | | | | |
| QIE Engineering Run | Mon 6/18/01 | Fri 3/15/02 | | | | | | <u> </u> | QIE Eng | inee | ring Ru | ın - rea | dy mid | Mar '0 | 2 | |
| QIE Production | Mon 3/18/02 | Mon 7/22/02 | | | | | | | | QIE P | roduct | on -rea | dy mid | l July '(|)2 | |
| QIE Contingency | Mon 7/22/02 | Thu 10/31/02 | | | | | | | | | Produ | tion Co | ontinge | ncy - r | eady b | y Nov 'l |
| ☐ Channel Control ASIC | Mon 9/4/00 | Fri 8/16/02 | Ι, | | | | | | _ | | | | | | | |
| CCA Prototype | Mon 9/4/00 | Mon 5/7/01 | | | : | CCA | Proto | type - | ready l | May ' | 01 | | | | | |
| CCA Engineering Run | Mon 5/7/01 | Mon 12/3/01 | | | | | | CCA | nginee | ering | Run - i | eady D | ec '01 | | | |
| CCA Production | Mon 2/4/02 | Fri 8/16/02 | | | | | | | | CCA | \ Produ | iction - | ready a | Aug '02 | | |
| ☐ Optical TX | Mon 9/4/00 | Mon 3/25/02 | ١, | _ | | | | — | | | | | | | | |
| TX Design | Mon 9/4/00 | Mon 2/5/01 | | | | | | | | | | | | | | |
| TX Engineering Run | Mon 4/2/01 | Fri 8/17/01 | | | T | | 86 Š | 1 | | | | | | | | |
| TX Production - Delivery | Tue 1/1/02 | Mon 3/25/02 | | | | | | | | | | | | | | |
| ☐ 6 Channel Readout Module | Tue 5/1/01 | Mon 8/12/02 | | | 1 | _ | | | | | | | | | | |
| Proto Readout Card | Tue 5/1/01 | Mon 7/23/01 | | | | *** | chan | nel pr | oto (us | es e | ng. QIE | and CC | (A) | | | |
| Pre-Production Readout Card | Mon 8/6/01 | Fri 12/21/01 | | | | | | pre | product | tion | readou | t modu | le | | | |
| Production Readout PCB's | Mon 5/6/02 | Mon 8/12/02 | | | | | | | | Pro | duction | PCBs (| аге геа | dy - re | ady Au | ıg '02 |
| ☐ Electronics Installation | Fri 11/1/02 | Fri 5/30/03 | | | | | | | | Ţ | | — | | | | |
| 6 Channel Board Assembly | Fri 11/1/02 | Fri 5/30/03 | | | | | | | | | 7 | | | | | |

US CMS DOE/NSF Review: May 8-10, 2001




HB RBX Production and Installation



| Task Name | Duration | Start | Finish | | | 1 - | 2002 | 2000 | | | 2003 | | 4 1010 | 2 |
|---|----------|--------------|--------------|-----|------------|----------|-------|----------|---------|------------|----------|----------|----------|-----------|
| ☐ HB RBX Production/Installation | | | | Apr | Jul | Oct | Jan | Apr | Jul | Oct | Jan | Apr | Jul | Oct |
| | 480 days | Mon 6/4/01 | Fri 4/4/03 | M | | | | | | | | × . | | |
| □ Produce 36 HB RBXs | 390 days | Mon 6/4/01 | Fri 11/29/02 | 1 | | | | | | 38.4 | | | | |
| Manufacture HB Readout Boxes (RBX) | 10 days | Mon 6/4/01 | Fri 6/15/01 | 5 | | | | | | | 122 | | | |
| Assemble HB RBXs | 36 days | Mon 6/18/01 | Mon 8/6/01 | | <u></u> 11 | tech fo | 36 wa | rking c | lays -> | 1 RBX p | ier day | , | | |
| Ship HB RBXs to FNAL | 5 days | Tue 8/7/01 | Mon 8/13/01 | | ĥ | | | | | | | | | |
| Install Backplanes in HB RBXs | 20 days | Mon 11/4/02 | Fri 11/29/02 | | | | | | | ■ 1 | tech f | or 18 d | lays | |
| ☐ Produce 180 Readout Modules | 445 days | Mon 6/4/01 | Fri 2/14/03 | _ | 250 | | - | | | | | | | |
| Manufacture 144 RM-19 Parts | 20 days | Mon 9/3/01 | Fri 9/28/01 | | Ť | ь | | | | | 01000 | | | |
| Manufacture 36 RM-73 Parts | 20 days | Mon 10/1/01 | Fri 10/26/01 | | | i | | | | | | | | |
| Ship RM parts to FNAL | 5 days | Mon 10/29/01 | Fri 11/2/01 | | | 1 | | | | | | | | |
| Assemble Optical Decoder Units (ODUs) | 30 days | Mon 6/4/01 | Fri 7/13/01 | | 6 te | chs for | 30 wo | rking d | ays | | | | | |
| Ship ODUs to FNAL | 5 days | Mon 7/16/01 | Fri 7/20/01 | | † | | | | | | | | | |
| Test Hybrid Photodetectors (HPDs) | 130 days | Mon 2/4/02 | Fri 8/2/02 | | | | | | | HPDs p | er we | ek | | |
| Ship HPDs to Fermilab | 110 days | Mon 4/1/02 | Fri 8/30/02 | | | | | X | | ~6 HPDs | рег м | reek | | |
| Checkout Front end electronics modules | 55 days | Mon 11/18/02 | Fri 1/31/03 | | | | | | 13,655 | | 3 t | echs fo | or 55 w | orking da |
| Assemble 180 RMs | 60 days | Mon 11/25/02 | Fri 2/14/03 | | | | | | | 4 | 3 | techs 1 | for 60 v | vorking d |
| ☐ RBX Integration at FNAL | 70 days | Mon 12/2/02 | Fri 3/7/03 | | | | | | | 4 | - | ı | | |
| Install/Checkout RMs in RBX | 60 days | Mon 12/2/02 | Fri 2/21/03 | | | | | | | 4 | 1 | /2 tech | for 60 | days |
| Burn-in RBXs | 60 days | Mon 12/9/02 | Fri 2/28/03 | | | | | | | - | | 1/2 tech | o for 60 | days |
| Ship RBXs to CERN | 60 days | Mon 12/16/02 | Fri 3/7/03 | | | | | | | 4 | | | | |
| ☐ RBX Integration at CERN | 75 days | Mon 12/23/02 | Fri 4/4/03 | | | | | | | | | • | | |
| Receive RBXs | 60 days | Mon 12/23/02 | Fri 3/14/03 | | | | | | | 4 | | 1 | | |
| Test RBXs | 60 days | Mon 12/30/02 | Fri 3/21/03 | | | | | | | 5 | | 1 phys | sicist,2 | tech for |
| Install and Cable RBXs | 60 days | Mon 1/6/03 | Fri 3/28/03 | | | | | | | L | | h | | |
| Test Installed RBX | 60 days | Mon 1/13/03 | Fri 4/4/03 | | | | | | | I |) | | | |
| GOAL is to be done with HB by end of Aug'03 | 1 day | Fri 8/29/03 | Fri 8/29/03 | | | | Don | e with I | нв рвх | produ | tion/ir | stallati | ion 👍8 | /29 |



HE RBX Production and Installation



| Task Name | Duration | Start | Finish | | | 2002 | | | | 2003 | | | | 2004 | |
|---|----------|---|--------------|-----|-----|------------|---------|---------|----------|----------|--------|----------|-----------|------------|------|
| | | 2.22.00 | | Jul | Oct | Jan | Apr | Jul | Oct | Jan | Apr | Jul | Oct | Jan | 1 |
| ☐ HE RBX Production/Installation | 460 days | 341000000000000000000000000000000000000 | Fri 6/20/03 | ٠, | | | | - 3: | | | • | | | | |
| ☐ Produce 36 HE RBXs | 100 days | Mon 9/17/01 | Fri 2/1/02 | | | - | | | | | | | | | |
| Manufacture HE Readout Boxes (RBX) | 10 days | Mon 9/17/01 | Fri 9/28/01 | 3 | Ь | | | | | | | | | | |
| Assemble HE RBXs | 36 days | Mon 10/1/01 | Mon 11/19/01 | | 1 | tech fo | ог 36 w | orking | days - | 1 RBX | per da | ıy | | | |
| Ship HE RBXs to FNAL | 5 days | Tue 11/20/01 | Mon 11/26/01 | | T. | | | | | | | | | | |
| Install Backplanes in HE RBXs | 20 days | Mon 1/7/02 | Fri 2/1/02 | | | 1t | ech fo | 18 da | i.e | | | | | | |
| ☐ Produce 180 Readout Modules | 360 days | Mon 12/17/01 | Fri 5/2/03 | | • | - | | | | | - | | | | |
| Manufacture 144 RM-19 Parts | 20 days | Mon 12/17/01 | Fri 1/11/02 | | | a h | | | | | | | | | |
| Manufacture 36 RM-73 Parts | 20 days | Mon 1/14/02 | Fri 2/8/02 | | | i | | | | | | | | | |
| Ship RM parts to FNAL | 5 days | Mon 2/11/02 | Fri 2/15/02 | | | 1 | | | | | | | | | |
| Assemble Optical Decoder Units (ODUs) | 30 days | Mon 12/17/01 | Fri 1/25/02 | | | 6 te | chs fo | r 30 da | ys . | | | | | | |
| Ship ODUs to FNAL | 5 days | Mon 1/28/02 | Fri 2/1/02 | | | 1 | | | | | | | | | |
| Test Hybrid Photodetectors (HPDs) | 130 days | Mon 8/5/02 | Fri 1/31/03 | | | | | | | ~6 | HPDs p | er we | ek | | |
| Ship HPDs to Fermilab | 130 days | Mon 9/30/02 | Fri 3/28/03 | | | | | |) | | ~6 HP | Ds per | week | | |
| Checkout Front end electronics modules | 45 days | Mon 2/3/03 | Fri 4/4/03 | | | | | | | | 3 tec | hs for | 45 wor | king da | ays |
| Assemble 180 RMs | 60 days | Mon 2/10/03 | Fri 5/2/03 | | | | | | | 4 | 3 t | echs fo | or 60 w | orking | day |
| ☐ RBX Integration at FNAL | 70 days | Mon 2/17/03 | Fri 5/23/03 | | | | | | | | - | | | | |
| Install/Checkout RMs in RBX | 60 days | Mon 2/17/03 | Fri 5/9/03 | | | | | | | L | 1/2 | 2 tech 1 | for 60 d | ays | |
| Burn-in RBXs | 60 days | Mon 2/24/03 | Fri 5/16/03 | | | | | | | 4 | 1/ | 2 tech | for 60 c | tays | |
| Ship RBXs to CERN | 60 days | Mon 3/3/03 | Fri 5/23/03 | | | | | | | 1 | | | | | |
| ☐ RBX Integration at CERN | 75 days | Mon 3/10/03 | Fri 6/20/03 | | | | | | | V | | | | | |
| Receive RBXs | 60 days | Mon 3/10/03 | Fri 5/30/03 | | | | | | | | | | | | |
| Test RBXs | 60 days | Mon 3/17/03 | Fri 6/6/03 | | | | | | | 4 | | 1 phys | icist,2 t | echs f | ог б |
| Install and Cable RBXs | 60 days | Mon 3/24/03 | Fri 6/13/03 | | | | | | | 4 | | | | | |
| Test Installed RBX | 60 days | Mon 3/31/03 | Fri 6/20/03 | | | | | | |] [| | 20 | | | |
| GOAL is to be done with HE by end of Feb'04 | 1 day | Fri 2/27/04 | Fri 2/27/04 | | | | | | | | | | | 4 2 | 2/27 |

US CMS DOE/NSF Review: May 8-10, 2001



HO RBX Production and Installation

| Н | | | |
|---|---|---|---|
| | C | | |
| | | A | |
| | | | L |

| task Name | Duration | Start | Finish | 2002 | | | | 2003 | | | | 2004 | | | |
|---|----------|-------------|--------------|------|------------|---------|---------|----------|---------|----------|----------|----------|---------|--------|------|
| | | | 100000000 | Jan | Apr | Jul | Oct | Jan | Apr | Jul | Oct | Jan | Apr | Jul | 0 |
| HO RBX Production/Installation | 400 days | Mon 4/1/02 | Fri 10/10/0: | 8 | _ | | | | 100 | | • | | | | |
| ☐ Produce 36 HO RBXs | 195 days | Mon 5/6/02 | Fri 1/31/03 | | | | | | | | | | | | |
| Manufacture HO Readout Boxes (RBX) | 10 days | Mon 5/6/02 | Fri 5/17/02 | | ₽¹ | tech fo | ог 36 w | arking | days -> | 1 RBX | per day | V . | | | |
| Assemble HO RBXs | 36 days | Mon 5/20/02 | Mon 7/8/02 | | | | | | | | | | | | |
| Ship HO RBXs to FNAL | 5 days | Tue 7/9/02 | Mon 7/15/02 | | | | | | | | | | | | |
| Install Backplanes in HO RBXs | 20 days | Mon 1/6/03 | Fri 1/31/03 | | | | | 11 | ech for | 18 wo | rking d | ays | | | |
| ☐ Produce 140 Readout Modules | 380 days | Mon 4/1/02 | Fri 9/12/03 | 9 | | | | | - | _ | , | | | | |
| Manufacture 140 RM-19 Parts | 20 days | Mon 4/1/02 | Fri 4/26/02 | | 100 | | | | | | | | | | |
| Ship RM parts to FNAL | 5 days | Mon 4/29/02 | Fri 5/3/02 | | Ť | | | | | | | | | | |
| Assemble Optical Decoder Units (ODUs) | 30 days | Mon 8/5/02 | Fri 9/13/02 | | | | 6 tech | s for 30 |) worki | ng day | rs | | | | |
| Ship ODUs to FNAL | 5 days | Mon 9/16/02 | Fri 9/20/02 | | | | | | | | | | | | |
| Test Hybrid Photodetectors (HPDs) | 150 days | Mon 2/3/03 | Fri 8/29/03 | | | | | | | h i | √6 HPDs | рег w | eek | | |
| Ship HPDs to Fermilab | 150 days | Mon 2/17/03 | Fri 9/12/03 | | | | | L | | | ~6 HPD | s per 1 | week | | |
| Checkout Front end electronics modules | 40 days | Mon 4/7/03 | Fri 5/30/03 | | | | | | 2 | techs | for 40 | workir | ıg days | | |
| Assemble 140 RMs | 70 days | Mon 6/2/03 | Fri 9/5/03 | | | | | | T | | 2 techs | for 70 | workir | ng day | s |
| ☐ RBX Integration at FNAL | 70 days | Mon 6/9/03 | Fri 9/12/03 | | | | | | v | _ | , | | | | |
| Install/Checkout RMs in RBX | 60 days | Mon 6/9/03 | Fri 8/29/03 | | | | | | 4 | | 1/2 tech | for 60 | days | | |
| Burn-in RBXs | 60 days | Mon 6/16/03 | Fri 9/5/03 | | | | | | 4 | | 1/2 tech | for 60 | days | | |
| Ship RBXs to CERN | 60 days | Mon 6/23/03 | Fri 9/12/03 | | | | | | 4 | | 1 | | | | |
| ☐ RBX Integration at CERN | 75 days | Mon 6/30/03 | Fri 10/10/03 | | | | | | | _ | • | | | | |
| Receive RBXs | 60 days | Mon 6/30/03 | Fri 9/19/03 | | | | | | 4 | | h | | | | |
| Test RBXs | 60 days | Mon 7/7/03 | Fri 9/26/03 | | | | | | E | X | 1 phy | sicist,2 | techs | for 60 | days |
| Install and Cable RBXs | 60 days | Mon 7/14/03 | Fri 10/3/03 | | | | | | 100 | - | h | | | | |
| Test Installed RBX | 60 days | Mon 7/21/03 | Fri 10/10/03 | | | | | | | 4 | | | | | |
| GOAL is to be done with HO by end of Feb'04 | 1 day | Mon 3/1/04 | Mon 3/1/04 | | | | | | MAG | NET TE | ST BEG | NS 🍐 | 3/1 | | |


US CMS DOE/NSF Review: May 8-10, 2001



FE Installation Plan

Η \mathbf{C}

 \mathbf{A}





FE Summary

Η Α

Prototype ASICs will begin arriving this summer

We have scheduled a vertical slice test for late summer '01

We have prepared schedules and plans for final assembly and installation